

# 3

---

## Hardware Interface


This chapter contains the 21164 microprocessor logic symbol and provides a list of signal names and their functions.

### 3.1 21164 Microprocessor Logic Symbol

Figure 3–1 shows the logic symbol for the 21164 chip.

# 21164 Microprocessor Logic Symbol

Figure 3–1 21164 Microprocessor Logic Symbol



MK145506A

## 21164 Signal Names and Functions

### 3.2 21164 Signal Names and Functions

The 21164 is contained in a 499-pin interstitial pin grid array (IPGA) package. There are 296 functional signal pins, 3 spare (unused) signal pins, 39 external power (**Vdd**) pins, 65 internal power (**Vddi**) pins, and 96 ground (**Vss**) pins.

The following table defines the 21164 signal types referred to in this section:

Signal Type	Definition
B	Bidirectional
I	Input only
O	Output only

The remaining two tables describe the function of each 21164 external signal. Table 3–1 lists all signals in alphanumeric order. This table provides full signal descriptions. Table 3–2 lists signals by function and provides an abbreviated description.

## 21164 Signal Names and Functions

Table 3–1 21164 Signal Descriptions

(Sheet 1 of 12)

Signal	Type	Count	Description															
<b>addr_h&lt;39:4&gt;</b>	B	36	<p>Address bus. These bidirectional signals provide the address of the requested data or operation between the 21164 and the system. If <b>addr_h&lt;39&gt;</b> is asserted, then the reference is to non-cached, I/O memory space.</p> <p>When the byte/word instructions are enabled and <b>addr_h&lt;39&gt;</b> is asserted, 6 additional bits of information are communicated over the pin bus. Two of the new bits are driven over <b>addr_h&lt;38:37&gt;</b>, becoming <b>transfer_size&lt;1:0&gt;</b>, with the following values:</p> <table border="0"> <tr> <td>00</td> <td>Size = 8 bytes</td> </tr> <tr> <td>01</td> <td>Size = 4 bytes</td> </tr> <tr> <td>10</td> <td>Size = 2 bytes</td> </tr> <tr> <td>11</td> <td>Size = 1 byte</td> </tr> </table>	00	Size = 8 bytes	01	Size = 4 bytes	10	Size = 2 bytes	11	Size = 1 byte							
00	Size = 8 bytes																	
01	Size = 4 bytes																	
10	Size = 2 bytes																	
11	Size = 1 byte																	
<b>addr_bus_req_h</b>	I	1	Address bus request. The system interface uses this signal to gain control of the <b>addr_h&lt;39:4&gt;</b> , <b>addr_cmd_par_h</b> , and <b>cmd_h&lt;3:0&gt;</b> pins (see Figure 4–32).															
<b>addr_cmd_par_h</b>	B	1	Address command parity. This is the odd parity bit on the current command and address buses. The 21164 takes a machine check if a parity error is detected. The system should do the same if it detects an error.															
<b>addr_res_h&lt;1:0&gt;</b>	O	2	Address response bits <1> and <0>. For system commands, the 21164 uses these pins to indicate the state of the block in the Scache:															
			<table border="1"> <thead> <tr> <th>Bits</th> <th>Command</th> <th>Meaning</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>NOP</td> <td>Nothing.</td> </tr> <tr> <td>01</td> <td>NOACK</td> <td>Data not found or clean.</td> </tr> <tr> <td>10</td> <td>ACK/Scache</td> <td>Data from Scache.</td> </tr> <tr> <td>11</td> <td>ACK/Bcache</td> <td>Data from Bcache.</td> </tr> </tbody> </table>	Bits	Command	Meaning	00	NOP	Nothing.	01	NOACK	Data not found or clean.	10	ACK/Scache	Data from Scache.	11	ACK/Bcache	Data from Bcache.
Bits	Command	Meaning																
00	NOP	Nothing.																
01	NOACK	Data not found or clean.																
10	ACK/Scache	Data from Scache.																
11	ACK/Bcache	Data from Bcache.																

## 21164 Signal Names and Functions

Table 3–1 21164 Signal Descriptions

(Sheet 2 of 12)

Signal	Type	Count	Description
<b>addr_res_h&lt;2&gt;</b>	O	1	Address response bit <2>. For system commands, the 21164 uses this pin to indicate if the command hits in the Scache or onchip load lock register.
<b>big_drv_en_h</b>	I	1	This signal provides the ability to change the output drive characteristics of <b>index&lt;25:4&gt;</b> , <b>st_clk1_h</b> , <b>st_clk2_h</b> , <b>data_ram_oe_h</b> , <b>data_ram_we_h</b> , <b>tag_ram_oe_h</b> , and <b>tag_ram_we_h</b> . When asserted, <b>big_drv_en_h</b> increases the drive capability of these signals by 50%, eliminating the need to buffer these heavily loaded signals. This signal is defined during power-up and <i>must</i> not change state during operation.
<b>cack_h</b>	I	1	Command acknowledge. The system interface uses this signal to acknowledge any one of the commands driven by the 21164.
<b>cfail_h</b>	I	1	Command fail. This signal has two uses. It can be asserted during a cack cycle of a WRITE BLOCK LOCK command to indicate that the write operation is not successful. In this case, both <b>cack_h</b> and <b>cfail_h</b> are asserted together. It can also be asserted instead of <b>cack_h</b> to force an instruction fetch/decode unit (IDU) timeout event. This causes the 21164 to do a partial reset and trap to the machine check (MCHK) PALcode entry point, which indicates a serious hardware error.

## 21164 Signal Names and Functions

Table 3–1 21164 Signal Descriptions

(Sheet 3 of 12)

Signal	Type	Count	Description																					
clk_mode_h<2:0>	I	3	Clock test mode. These signals specify a relationship between <b>osc_clk_in_h,l</b> and the CPU cycle time. These signals should be deasserted in normal operation mode.																					
			<table border="1"> <thead> <tr> <th>Bits</th> <th>Divisor</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>2</td> <td>CPUclock frequency is one-half of input clock frequency.</td> </tr> <tr> <td>001</td> <td>1</td> <td>CPUclock frequency is equal to the input clock frequency, but the onchip duty-cycle equalizer is disabled.</td> </tr> <tr> <td>010</td> <td>4</td> <td>CPU clock frequency is one-fourth of input clock frequency.</td> </tr> <tr> <td>011</td> <td>—</td> <td>Initialize the CPU clock, allowing the system clock to be synchronized to a stable reference clock.</td> </tr> <tr> <td>101</td> <td>1</td> <td>CPU clock frequency is equal to input clock frequency, and the onchip duty-cycle equalizer is enabled. <b>This is the preferred mode for normal operation.</b></td> </tr> <tr> <td>100/11x</td> <td>—</td> <td>Not valid configurations.</td> </tr> </tbody> </table>	Bits	Divisor	Description	000	2	CPUclock frequency is one-half of input clock frequency.	001	1	CPUclock frequency is equal to the input clock frequency, but the onchip duty-cycle equalizer is disabled.	010	4	CPU clock frequency is one-fourth of input clock frequency.	011	—	Initialize the CPU clock, allowing the system clock to be synchronized to a stable reference clock.	101	1	CPU clock frequency is equal to input clock frequency, and the onchip duty-cycle equalizer is enabled. <b>This is the preferred mode for normal operation.</b>	100/11x	—	Not valid configurations.
Bits	Divisor	Description																						
000	2	CPUclock frequency is one-half of input clock frequency.																						
001	1	CPUclock frequency is equal to the input clock frequency, but the onchip duty-cycle equalizer is disabled.																						
010	4	CPU clock frequency is one-fourth of input clock frequency.																						
011	—	Initialize the CPU clock, allowing the system clock to be synchronized to a stable reference clock.																						
101	1	CPU clock frequency is equal to input clock frequency, and the onchip duty-cycle equalizer is enabled. <b>This is the preferred mode for normal operation.</b>																						
100/11x	—	Not valid configurations.																						

## 21164 Signal Names and Functions

Table 3–1 21164 Signal Descriptions

(Sheet 4 of 12)

Signal	Type	Count	Description
<b>cmd_h&lt;3:0&gt;</b>	B	4	Command bus. These signals drive and receive the commands from the command bus. The following tables define the commands that can be driven on the <b>cmd_h&lt;3:0&gt;</b> bus by the 21164 or the system. For additional information, refer to Section 4.1.1.1.
<b>21164 Commands to System:</b>			
<b>cmd_h &lt;3:0&gt;</b>	<b>Command</b>		<b>Meaning</b>
0000	NOP		Nothing.
0001	LOCK		Lock register address.
0010	FETCH		The 21164 passes a FETCH instruction to the system.
0011	FETCH_M		The 21164 passes a FETCH_M instruction to the system.
0100	MEMORY BARRIER		MB instruction.
0101	SET DIRTY		Dirty bit set if shared bit is clear.
0110	WRITE BLOCK		Request to write a block.
0111	WRITE BLOCK LOCK		Request to write a block with lock.
1000	READ MISS0		Request for data.
1001	READ MISS1		Request for data.
1010	READ MISS MOD 0		Request for data; modify intent.
1011	READ MISS MOD 1		Request for data; modify intent.
1100	BCACHE VICTIM		Bcache victim should be removed.

## 21164 Signal Names and Functions

Table 3–1 21164 Signal Descriptions

(Sheet 5 of 12)

Signal	Type	Count	Description
1101	—		Reserved
1110	READ MISS STC0		Request for data; STx_C data.
1111	READ MISS STC1		Request for data; STx_C data.
<b>System Commands to 21164:</b>			
<b>cmd_h</b> <b>&lt;3:0&gt;</b>	<b>Command</b>		<b>Meaning</b>
0000	NOP		Nothing.
0001	FLUSH		Removes block from caches; return dirty data.
0010	INVALIDATE		Invalidates the block from caches.
0011	SET SHARED		Block goes to the shared state.
0100	READ		Read a block.
0101	READ DIRTY		Read a block; set shared.
0111	READ DIRTY/INV		Read a block; invalidate.
<b>cpu_clk_out_h</b>	O	1	CPU clock output. This signal is used for test purposes.
<b>dack_h</b>	I	1	Data acknowledge. The system interface uses this signal to control data transfer between the 21164 and the system.
<b>data_h&lt;127:0&gt;</b>	B	128	Data bus. These signals are used to move data between the 21164, the system, and the Bcache.
<b>data_bus_req_h</b>	I	1	Data bus request. If the 21164 samples this signal asserted on the rising edge of sysclk <i>n</i> , then the 21164 does not drive the data bus on the rising edge of sysclk <i>n+1</i> . Before asserting this signal, the system should assert <b>idle_bc_h</b> for the correct number of cycles. If the 21164 samples this signal deasserted on the rising edge of sysclk <i>n</i> , then the 21164 drives the data bus on the rising edge of sysclk <i>n+1</i> . For timing details, refer to Section 4.11.4.

## 21164 Signal Names and Functions

Table 3–1 21164 Signal Descriptions

(Sheet 6 of 12)

Signal	Type	Count	Description
<b>data_check_h&lt;15:0&gt;</b>	B	16	Data check. These signals set even byte parity or INT8 ECC for the current data cycle. Refer to Section 4.14.1 for information on the purpose of each <b>data_check_h</b> bit.
<b>data_ram_oe_h</b>	O	1	Data RAM output enable. This signal is asserted for Bcache read operations.
<b>data_ram_we_h</b>	O	1	Data RAM write-enable. This signal is asserted for any Bcache write operation. Refer to Section 5.3.5 for timing details.
<b>dc_ok_h</b>	I	1	dc voltage OK. Must be deasserted until dc voltage reaches proper operating level. After that, <b>dc_ok_h</b> is asserted.
<b>fill_h</b>	I	1	Fill warning. If the 21164 samples this signal asserted on the rising edge of sysclk $n$ , then the 21164 provides the address indicated by <b>fill_id_h</b> to the Bcache on the rising edge of sysclk $n+1$ . The Bcache begins to write in that sysclk. At the end of sysclk $n+1$ , the 21164 waits for the next sysclk and then begins the write operation again if <b>dack_h</b> is not asserted. Refer to Section 4.11.3 for timing details.
<b>fill_error_h</b>	I	1	Fill error. If this signal is asserted during a fill from memory, it indicates to the 21164 that the system has detected an invalid address or hard error. The system still provides an apparently normal read sequence with correct ECC/parity though the data is not valid. The 21164 traps to the machine check (MCHK) PALcode entry point and indicates a serious hardware error. <b>fill_error_h</b> should be asserted when the data is returned. Each assertion produces a MCHK trap.
<b>fill_id_h</b>	I	1	Fill identification. Asserted with <b>fill_h</b> to indicate which register is used. The 21164 supports two outstanding load instructions. If this signal is asserted when the 21164 samples <b>fill_h</b> asserted, then the 21164 provides the address from miss register 1. If it is deasserted, then the address in miss register 0 is used for the read operation.
<b>fill_nocheck_h</b>	I	1	Fill checking off. If this signal is asserted, then the 21164 does not check the parity or ECC for the current data cycle on a fill.
<b>idle_bc_h</b>	I	1	Idle Bcache. When asserted, the 21164 finishes the current Bcache read or write operation but does not start a new read or write operation until the signal is deasserted. The system interface must assert this signal in time to idle the Bcache before fill data arrives.

## 21164 Signal Names and Functions

Table 3–1 21164 Signal Descriptions

(Sheet 7 of 12)

Signal	Type	Count	Description
<b>index_h&lt;25:4&gt;</b>	O	22	Index. These signals index the Bcache.
<b>int4_valid_h&lt;3:0&gt;</b>	O	4	INT4 data valid. During write operations to noncached space, these signals are used to indicate which INT4 bytes of data are valid. This is useful for noncached write operations that have been merged in the write buffer.
<b>int4_valid_h&lt;3:0&gt; Write Meaning</b>			
xxx1			<b>data_h&lt;31:0&gt;</b> valid
xx1x			<b>data_h&lt;63:32&gt;</b> valid
x1xx			<b>data_h&lt;95:64&gt;</b> valid
1xxx			<b>data_h&lt;127:96&gt;</b> valid
<p>During read operations to noncached space, these signals indicate which INT8 bytes of a 32-byte block need to be read and returned to the processor. This is useful for read operations to noncached memory.</p>			
<b>int4_valid_h&lt;3:0&gt; Read Meaning</b>			
xxx1			<b>data_h&lt;63:0&gt;</b> valid
xx1x			<b>data_h&lt;127:64&gt;</b> valid
x1xx			<b>data_h&lt;191:128&gt;</b> valid
1xxx			<b>data_h&lt;255:192&gt;</b> valid

**Note:** For both read and write operations, multiple **int4\_valid\_h<3:0>** bits can be set simultaneously.

When **addr\_h<39>** is asserted, the **int4\_valid\_h<3:0>** signals are considered the **addr\_h<3:0>** bits required for byte/word transactions. The functionality of these bits is tied to the value stored in **addr\_h<38:37>**.

## 21164 Signal Names and Functions

Table 3–1 21164 Signal Descriptions

(Sheet 8 of 12)

Signal	Type	Count	Description
<b>For Read Transactions:</b>			
<hr/>			
<b>addr_h</b>			
<b>&lt;38:37&gt; int4_valid_h&lt;3:0&gt; Value</b>			
<hr/>			
00			Valid INT8 mask
01			<b>addr_h&lt;3:2&gt;</b> valid on <b>int4_valid_h&lt;3:2&gt;</b> ; <b>int4_valid&lt;1:0&gt;</b> undefined
10			<b>addr_h&lt;3:1&gt;</b> valid on <b>int4_valid_h&lt;3:1&gt;</b> ; <b>int4_valid&lt;0&gt;</b> undefined
11			<b>addr_h&lt;3:0&gt;</b> valid on <b>int4_valid_h&lt;3:0&gt;</b>
<hr/>			
<b>For Write Transactions:</b>			
<hr/>			
<b>addr_h</b>			
<b>&lt;38:37&gt; int4_valid_h&lt;3:0&gt; Value</b>			
<hr/>			
00			Valid INT4 mask
01			Valid INT4 mask
10			<b>addr_h&lt;3:1&gt;</b> valid on <b>int4_valid_h&lt;3:1&gt;</b> ; <b>int4_valid&lt;0&gt;</b> undefined
11			<b>addr_h&lt;3:0&gt;</b> valid on <b>int4_valid_h&lt;3:0&gt;</b>
<hr/>			

## 21164 Signal Names and Functions

Table 3–1 21164 Signal Descriptions

(Sheet 9 of 12)

Signal	Type	Count	Description
<b>irq_h&lt;3:0&gt;</b>	I	4	System interrupt requests. These signals have multiple modes of operation. During normal operation, these level-sensitive signals are used to signal interrupt requests. During initialization, these signals are used to set up the CPU cycle time divisor for <b>sys_clk_out1_h,l</b> as follows:

irq_h<3>	irq_h<2>	irq_h<1>	irq_h<0>	Ratio
Low	Low	High	High	3
Low	High	Low	Low	4
Low	High	Low	High	5
Low	High	High	Low	6
Low	High	High	High	7
High	Low	Low	Low	8
High	Low	Low	High	9
High	Low	High	Low	10
High	Low	High	High	11
High	High	Low	Low	12
High	High	Low	High	13
High	High	High	Low	14
High	High	High	High	15

<b>mch_hlt_irq_h</b>	I	1	Machine halt interrupt request. This signal has multiple modes of operation. During initialization, this signal is used to set up <b>sys_clk_out2_h,l</b> delay (see Table 4–3). During normal operation, it is used to signal a halt request.
<b>oe_we_active_low_h</b>	I	1	This signal provides the ability to control the polarity of the offchip cache RAM control signals ( <b>data_ram_oe_h</b> , <b>data_ram_we_h</b> , <b>tag_ram_oe_h</b> , and <b>tag_ram_we_h</b> ). When this signal is deasserted, the offchip cache signals are asserted high. When this signal is asserted, the assertion levels of the cache signals are inverted to a low level. This signal is defined during power-up and must not change state during operation.

## 21164 Signal Names and Functions

Table 3–1 21164 Signal Descriptions

(Sheet 10 of 12)

Signal	Type	Count	Description
<b>osc_clk_in_h</b>	I	1	Oscillator clock inputs. These signals provide the differential clock input that is the fundamental timing of the 21164. These signals are driven at the same frequency as the internal clock frequency ( <b>clk_mode_h&lt;2:0&gt;</b> = 101).
<b>osc_clk_in_l</b>	I	1	
<b>perf_mon_h</b>	I	1	Performance monitor. This signal can be used as an input to the 21164 internal performance monitoring hardware from offchip events (such as bus activity). Refer to Section 5.1.27 for information on the PMCTR register.
<b>port_mode_h&lt;1:0&gt;</b>	I	2	Select test port interface modes (normal, manufacturing, and debug). For normal operation, both signals must be deasserted.
<b>pwr_fail_irq_h</b>	I	1	Power failure interrupt request. This signal has multiple modes of operation. During initialization, this signal is used to set up <b>sys_clk_out2_h,l</b> delay (see Table 4–3). During normal operation, this signal is used to signal a power failure.
<b>ref_clk_in_h</b>	I	1	Reference clock input. Optional. Used to synchronize the timing of multiple microprocessors to a single reference clock. If this signal is not used, it must be tied to <b>Vdd</b> for proper operation.
<b>scache_set_h&lt;1:0&gt;</b>	O	2	Secondary cache set. During a read miss request, these signals indicate the Scache set number that will be filled when the data is returned. This information can be used by the system to maintain a duplicate copy of the Scache tag store.
<b>shared_h</b>	I	1	Keep block status shared. For systems without a Bcache, when a WRITE BLOCK/NO VICTIM PENDING or WRITE BLOCK LOCK command is acknowledged, this pin can be used to keep the block status shared or private in the Scache.
<b>srom_clk_h</b>	O	1	Serial ROM clock. Supplies the clock that causes the SROM to advance to the next bit. The cycle time of this clock is 128 times the cycle time of the CPU clock.
<b>srom_data_h</b>	I	1	Serial ROM data. Input for the SROM.
<b>srom_oe_l</b>	O	1	Serial ROM output enable. Supplies the output enable to the SROM.
<b>srom_present_l<sup>1</sup></b>	B	1	Serial ROM present. Indicates that SROM is present and ready to load the Icache.

## 21164 Signal Names and Functions

Table 3–1 21164 Signal Descriptions

(Sheet 11 of 12)

Signal	Type	Count	Description
<b>st_clk1_h</b>	O	1	STRAM clock. Clock for synchronously timed RAMs (STRAMs). For Bcache, this signal is synchronous with <b>index_h&lt;25:4&gt;</b> during private read and write operations, and with <b>sys_clk_out1_h,l</b> during read and fill operations.  BC_CONTROL<26> must be set to use this.
<b>st_clk2_h</b>	O	1	This signal is a duplicate of <b>st_clk1_h</b> , increasing the fanout capability of the signal.
<b>sys_clk_out1_h</b>	O	1	System clock outputs. Programmable system clock ( <b>cpu_clk_out_h</b> divided by a value of 3 to 15) is used for board-level cache and system logic.
<b>sys_clk_out1_l</b>	O	1	
<b>sys_clk_out2_h</b>	O	1	System clock outputs. A version of <b>sys_clk_out1_h,l</b> delayed by a programmable amount from 0 to 7 CPU cycles.
<b>sys_clk_out2_l</b>	O	1	
<b>sys_mch_chk_irq_h</b>	I	1	System machine check interrupt request. This signal has multiple modes of operation. During initialization, it is used to set up <b>sys_clk_out2_h,l</b> delay (see Table 4–3). During normal operation, it is used to signal a machine interrupt check request.
<b>sys_reset_l</b>	I	1	System reset. This signal protects the 21164 from damage during initial power-up. It must be asserted until <b>dc_ok_h</b> is asserted. After that, it is deasserted and the 21164 begins its reset sequence.
<b>system_lock_flag_h</b>	I	1	System lock flag. During fills, the 21164 logically ANDs the value of the system copy with its own copy to produce the true value of the lock flag.
<b>tag_ctl_par_h</b>	B	1	Tag control parity. This signal indicates odd parity for <b>tag_valid_h</b> , <b>tag_shared_h</b> , and <b>tag_dirty_h</b> . During fills, the system should drive the correct parity based on the state of the valid, shared, and dirty bits.
<b>tag_data_h&lt;38:20&gt;</b>	B	19	Bcache tag data bits. This bit range supports 1MB to 64MB Bcaches.
<b>tag_data_par_h</b>	B	1	Tag data parity bit. This signal indicates odd parity for <b>tag_data_h&lt;38:20&gt;</b> .
<b>tag_dirty_h</b>	B	1	Tag dirty state bit. During fills, the system should assert this signal if the 21164 request is a READ MISS MOD, and the shared bit is not asserted. Refer to Table 4–6 for information about Bcache protocol.

## 21164 Signal Names and Functions

Table 3–1 21164 Signal Descriptions

(Sheet 12 of 12)

Signal	Type	Count	Description
<b>tag_ram_oe_h</b>	O	1	Tag RAM output enable. This signal is asserted during any Bcache read operation.
<b>tag_ram_we_h</b>	O	1	Tag RAM write-enable. This signal is asserted during any tag write operation. During the first CPU cycle of a write operation, the write pulse is deasserted. In the second and following CPU cycles of a write operation, the write pulse is asserted if the corresponding bit in the write pulse register is asserted. Bits BC_WE_CTL<8:0> control the shape of the pulse (see Section 5.3.5).
<b>tag_shared_h</b>	B	1	Tag shared bit. During fills, the system should drive this signal with the correct value to mark the cache block as shared. See Table 4–6 for information about Bcache protocol.
<b>tag_valid_h</b>	B	1	Tag valid bit. During fills, this signal is asserted to indicate that the block has valid data. See Table 4–6 for information about Bcache protocol.
<b>tck_h</b>	B	1	JTAG boundary-scan clock.
<b>tdi_h</b>	I	1	JTAG serial boundary-scan data-in signal.
<b>tdo_h</b>	O	1	JTAG serial boundary-scan data-out signal.
<b>temp_sense</b>	I	1	Temperature sense. This signal is used to measure the die temperature and is for manufacturing use only. For normal operation, this signal must be left disconnected.
<b>test_status_h&lt;1:0&gt;</b>	O	2	Icache test status. These signals are used for manufacturing test purposes only to extract Icache test status information from the chip. <b>test_status_h&lt;0&gt;</b> is asserted if ICSR<39> is true, on IDU timeout, or remains asserted if the Icache built-in self-test (BiSt) fails. Also, <b>test_status_h&lt;0&gt;</b> outputs the value written by PALcode to <b>test_status_h&lt;1&gt;</b> through IPR access. For additional information, refer to Section 12.2.2.
<b>tms_h</b>	I	1	JTAG test mode select signal.
<b>trtst_1<sup>1</sup></b>	B	1	JTAG test access port (TAP) reset signal.
<b>victim_pending_h</b>	O	1	Victim pending. When asserted, this signal indicates that the current read miss has generated a victim.

<sup>1</sup>This signal is shown as bidirectional. However, for normal operation, it is input only. The output function is used during manufacturing test and verification only.

## 21164 Signal Names and Functions

Table 3–2 lists signals by function and provides an abbreviated description.

**Table 3–2 21164 Signal Descriptions by Function** *(Sheet 1 of 3)*

Signal	Type	Count	Description
<b>Clocks</b>			
clk_mode_h<2:0>	I	3	Clock test mode.
cpu_clk_out_h	O	1	CPU clock output.
osc_clk_in_h,l	I	2	Oscillator clock inputs.
ref_clk_in_h	I	1	Reference clock input.
st_clk1_h	O	1	Bcache STRAM clock output.
st_clk2_h	O	1	Bcache STRAM clock output.
sys_clk_out1_h,l	O	2	System clock outputs.
sys_clk_out2_h,l	O	2	System clock outputs.
sys_reset_l	I	1	System reset.
<b>Bcache</b>			
big_drv_en_h	I	1	Increase drive capability enable.
data_h<127:0>	B	128	Data bus.
data_check_h<15:0>	B	16	Data check.
data_ram_oe_h	O	1	Data RAM output enable.
data_ram_we_h	O	1	Data RAM write-enable.
index_h<25:4>	O	22	Index.
oe_we_active_low_h	I	1	Assertion-level control signal.
tag_ctl_par_h	B	1	Tag control parity.
tag_data_h<38:20>	B	19	Bcache tag data bits.
tag_data_par_h	B	1	Tag data parity bit.
tag_dirty_h	B	1	Tag dirty state bit.
tag_ram_oe_h	O	1	Tag RAM output enable.
tag_ram_we_h	O	1	Tag RAM write-enable.
tag_shared_h	B	1	Tag shared bit.

## 21164 Signal Names and Functions

**Table 3–2 21164 Signal Descriptions by Function**

(Sheet 2 of 3)

Signal	Type	Count	Description
<b>tab_valid_h</b>	B	1	Tag valid bit.
<b>System Interface</b>			
<b>addr_h&lt;39:4&gt;</b>	B	36	Address bus.
<b>addr_bus_req_h</b>	I	1	Address bus request.
<b>addr_cmd_par_h</b>	B	1	Address command parity.
<b>addr_res_h&lt;2:0&gt;</b>	O	3	Address response.
<b>cack_h</b>	I	1	Command acknowledge.
<b>cfail_h</b>	I	1	Command fail.
<b>cmd_h&lt;3:0&gt;</b>	B	4	Command bus.
<b>dack_h</b>	I	1	Data acknowledge.
<b>data_bus_req_h</b>	I	1	Data bus request.
<b>fill_h</b>	I	1	Fill warning.
<b>fill_error_h</b>	I	1	Fill error.
<b>fill_id_h</b>	I	1	Fill identification.
<b>fill_nocheck_h</b>	I	1	Fill checking off.
<b>idle_bc_h</b>	I	1	Idle Bcache.
<b>int4_valid_h&lt;3:0&gt;</b>	O	4	INT4 data valid.
<b>sache_set_h&lt;1:0&gt;</b>	O	2	Secondary cache set.
<b>shared_h</b>	I	1	Keep block status shared.
<b>system_lock_flag_h</b>	I	1	System lock flag.
<b>victim_pending_h</b>	O	1	Victim pending.
<b>Interrupts</b>			
<b>irq_h&lt;3:0&gt;</b>	I	4	System interrupt requests.
<b>mch_hlt_irq_h</b>	I	1	Machine halt interrupt request.
<b>pwr_fail_irq_h</b>	I	1	Power fail interrupt request.

## 21164 Signal Names and Functions

**Table 3–2 21164 Signal Descriptions by Function**

(Sheet 3 of 3)

Signal	Type	Count	Description
<b>sys_mch_chk_irq_h</b>	I	1	System machine check interrupt request.
<b>Test Modes and Miscellaneous</b>			
<b>dc_ok_h</b>	I	1	dc voltage OK.
<b>perf_mon_h</b>	I	1	Performance monitor.
<b>port_mode_h&lt;1:0&gt;</b>	I	2	Select test port interface mode (normal, manufacturing, and debug).
<b>srom_clk_h</b>	O	1	Serial ROM clock.
<b>srom_data_h</b>	I	1	Serial ROM data.
<b>srom_oe_l</b>	O	1	Serial ROM output enable.
<b>srom_present_l<sup>1</sup></b>	B	1	Serial ROM present.
<b>tck_h</b>	B	1	JTAG boundary-scan clock.
<b>tdi_h</b>	I	1	JTAG serial boundary-scan data in.
<b>tdo_h</b>	O	1	JTAG serial boundary-scan data out.
<b>temp_sense</b>	I	1	Temperature sense.
<b>test_status_h&lt;1:0&gt;</b>	O	2	Icache test status.
<b>tms_h</b>	I	1	JTAG test mode select.
<b>trst_l<sup>1</sup></b>	B	1	JTAG test access port (TAP) reset.

<sup>1</sup>This signal is shown as bidirectional. However, for normal operation, it is input only. The output function is used during manufacturing test and verification only.